We have more Special DataSheet than other site. If, There is not a datasheet which searches, Request ! (It will updated in 12 hours.)
Chipmanuals.com is a free electronic engineering tool that enables you to locate product datasheets from hundreds of electronic component manufacturers worldwide.
All Data provided on this web site and the associated web pages is provided as is. It is intended to be for general information only, and is thus provided without any express or implied warranty or guarantee. It is the responsibility of the user or reader to ensure and confirm that this information is accurate and correct with the original publisher of the data sheet.
Most of the data sheets below are in the "pdf" format so it would be adviseable to use Adobe Acrobat Reader.
| # | Part: | Description: | Manuf. | Package | Pins | T°min | T°max | PDF size |
| 1. |  LD1117V18 | LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS | STMicroelectronics | STMICROELECTRONICS | - | - | - | 461 Kb |
| 2. | CY7C1157V18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 978 Kb |
| 3. | CY7C1177V18 | 18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 969 Kb |
| 4. | CY7C1257V18 | 36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 1.02 Mb |
| 5. | CY7C1277V18 | 36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 1.01 Mb |
| 6. | CY7C1517V18 | 72-Mbit DDR-II SRAM 4-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 483 Kb |
| 7. | CY7C1527V18 | 72-Mbit DDR-II SRAM 2-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 464 Kb |
| 8. | CY7C1557V18 | 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 967 Kb |
| 9. | CY7C1577V18 | 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 960 Kb |
| 10. | CY7C1577V18 | 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) | Cypress Semiconductor | CYPRESS | - | - | - | 398 Kb |
| 11. | LD1580V7V18 | 7 A VERY LOW DROP POSITIVE VOLTAGE REGULATOR ADJUSTABLE AND FIXED | STMicroelectronics | STMICROELECTRONICS | - | - | - | 464 Kb |
| 12. | CY7C1517V18-167BZC | 72-Mbit DDR-II SRAM 4-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 483 Kb |
| 13. | CY7C1527V18-167BZC | 72-Mbit DDR-II SRAM 2-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 464 Kb |
| 14. | CY7C1517V18-167BZI | 72-Mbit DDR-II SRAM 4-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 483 Kb |
| 15. | CY7C1527V18-167BZI | 72-Mbit DDR-II SRAM 2-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 464 Kb |
| 16. | CY7C1517V18-167BZXC | 72-Mbit DDR-II SRAM 4-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 483 Kb |
| 17. | CY7C1527V18-167BZXC | 72-Mbit DDR-II SRAM 2-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 464 Kb |
| 18. | CY7C1517V18-167BZXI | 72-Mbit DDR-II SRAM 4-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 483 Kb |
| 19. | CY7C1527V18-167BZXI | 72-Mbit DDR-II SRAM 2-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 464 Kb |
| 20. | CY7C1517V18-200BZC | 72-Mbit DDR-II SRAM 4-Word Burst Architecture | Cypress Semiconductor | CYPRESS | - | - | - | 483 Kb |
